JRM Vol.16 No.2 pp. 194-199
doi: 10.20965/jrm.2004.p0194


Design Concept of Responsive Multithreaded Processor for Distributed Real-Time Control

Nobuyuki Yamasaki

Department of Information and Computer Science, Keio University, 3-14-11 Hiyoshi, Kouhoku-ku, Yokohama 223-8522, Japan

October 20, 2003
December 5, 2003
April 20, 2004
real-time, distributed controller, Responsive Link, SoC, RMT

This paper describes the design concept of Responsive MultiThreaded (RMT) Processor for distributed real-time control that controls various embedded systems including robots, home automation, factory automation, etc. RMT processor integrates an 8-way multithreaded processor (RMT processing unit) for real-time processing, four sets of Responsive Link II for real-time communication, and I/O peripherals including DDR SDRAM I/Fs, DMAC, PCI64, USB2.0, IEEE1394, PWM generators, pulse counters, etc., into an ASIC chip. System designers can use various on-chip functions easily by connecting required I/Os to this chip directly. The designers can also realize distributed control systems by connecting several RMT processors with their own functions via Responsive Link II.

Cite this article as:
Nobuyuki Yamasaki, “Design Concept of Responsive Multithreaded Processor for Distributed Real-Time Control,” J. Robot. Mechatron., Vol.16, No.2, pp. 194-199, 2004.
Data files:
  1. [1] Jane W. S. Liu, REAL-TIME SYSTEMS, Prentice Hall, 2000.
  2. [2] Nobuyuki Yamasaki, “Responsive Processor for Parallel/Distributed Real-time Control, International Conference on Intelligent Robots and Systems,” pp. 1238-1244, November 2001.
  3. [3]
  4. [4] Susan J. Eggers, Joel S. Emer, Levy Henry M, Jack K. Lo, Rebecca, L. Stamm, and Thllsen Dean M, “Simultaneous Multithreading: A Platform for Next-Generation Processors,” IEEE Micro, Vol.17, No.5, pp. 12-19, 1997.
  5. [5] Dean M. Tullsen, Susan J. Eggers, Joel S. Emer, Levy Henry M, Jack K. Lo, and Rebecca L. Stamm, “Exploiting Choice: Instruction Fetch and Issue on an Implementable Simultaneous Multithreading Processor,” In Proceedings of the 23rd Annual International Symposium on Computer Architecture, 1996.

*This site is desgined based on HTML5 and CSS3 for modern browsers, e.g. Chrome, Firefox, Safari, Edge, Opera.

Last updated on Feb. 25, 2021