single-rb.php

JRM Vol.8 No.6 pp. 496-499
doi: 10.20965/jrm.1996.p0496
(1996)

Paper:

VLSI Processor System for Robotics

Michitaka Kameyama* and Yoshichika Fujioka**

*Graduate School of Information Sciences, Tohoku University, Aoba, Aramaki, Aoba-ku, Sendai, 980-77 Japan

**Department of Electrical Engineering, Hachinohe Institute of Technology, 88-1, Obiraki, Myo, Hachinohe, 031 Japan

Received:
September 6, 1996
Accepted:
October 11, 1996
Published:
December 20, 1996
Keywords:
Intelligent integrated systems, VLSI processor, Robot electronics, Hardware subroutine, Small delay time
Abstract

As one of the next-generation information systems, it is important to construct intelligent integrated systems that have quick response for dynamically changing environment. Therefore, it becomes essential to develop the special purpose VLSI processors which are based on the philosophy “great reduction of the delay time.” Particularly, we call it robot electronics to develop the special purpose VLSI processors for intelligent robot control. In this article, we will review the fundamental technologies such as pipeline architecture, spacial parallel processing, reconfigurable parallel architecture and high level synthesis of the parallel processor with minimum delay time.

Cite this article as:
Michitaka Kameyama and Yoshichika Fujioka, “VLSI Processor System for Robotics,” J. Robot. Mechatron., Vol.8, No.6, pp. 496-499, 1996.
Data files:

*This site is desgined based on HTML5 and CSS3 for modern browsers, e.g. Chrome, Firefox, Safari, Edge, Opera.

Last updated on Oct. 19, 2021