Design of a Matrix    Multiply-Addition VLSI Processor for Robot control

Somchai Kittichaikoonkit; Michitaka Kameyama; Tatsuo Higuchi

doi:10.20965/jrm.1990.p0424

single-rb.php

« previous

JRM Vol.2 No.6 pp. 424-430

doi: 10.20965/jrm.1990.p0424

(1990)

Paper:

Views over last 60 days: 627

Design of a Matrix Multiply-Addition VLSI Processor for Robot control

Somchai Kittichaikoonkit, Michitaka Kameyama and Tatsuo Higuchi

Dept. of Electronics Engineering, Faculty of Engineering, Tohoku University Aramaki-Aza, Aoba Aoba-ku, Seidai 980, Japan

Published:

December 20, 1990

Abstract

Cite this article as:

S. Kittichaikoonkit, M. Kameyama, and T. Higuchi, “Design of a Matrix Multiply-Addition VLSI Processor for Robot control,” J. Robot. Mechatron., Vol.2 No.6, pp. 424-430, 1990.

Data files:

This article is published under a Creative Commons Attribution-NoDerivatives 4.0 Internationa License.