Evolutionary Design of Combinational Logic Circuits
Cecília Reis*, J. A. Tenreiro Machado*, and J. Boaventura Cunha**
*Institute of Engineering of Porto, Polytechnic Institute of Porto, Rua Dr. António Bernardino de Almeida, 4200-072 Porto, Portugal
**University of Trás-os-Montes and Alto Douro, Engineering Department Apt. 1013, 5000-911 Vila Real, Portugal
This paper proposes a genetic algorithm for designing combinational logic circuits and studies four different case examples: 2-to-1 multiplexer, one-bit full adder, four-bit parity checker and a two-bit multiplier. The objective of this work is to generate a functional circuit with the minimum number of gates.