Paper:
Optimization of Double-Sided Polishing Conditions to Achieve High Flatness: Consideration of Relative Motion Direction
Kenji Hirose and Toshiyuki Enomoto
Department of Mechanical Engineering, Graduate School of Engineering, Osaka University, 2-1 Yamada-oka, Suita, Osaka 565-0871, Japan
- [1] “International Technology Roadmap for Semiconductors 2007 Edition,” Executive Summary Final Draft, p. 77, Dec. 2007.
- [2] Y. Nakagawa, “Optimization of Double Sided Polishing Conditions in order to Unify Friction Distance Distribution in a Wafer,” Journal of the Japan Society for Precision Engineering, Vol.72, No.5, pp. 641-646, 2006 (in Japanese).
- [3] E. Uhlmann and T. Ardelt, “Influence of Kinematics on the Face Grinding Process on Lapping Machines,” Annals of the CIRP, No.48, No.1, pp. 281-284, 1999.
- [4] H. Arai, “Planarization Polishing Technique for Large Diameter of Bare Silicon Wafer,” Journal of the Japan Society for Precision Engineering, Vol.73, No.7, pp. 756-759, 2007 (in Japanese).
- [5] K. Hirose and T. Enomoto, “Achievement of High Flatness of Large Diameter Silicon Wafer in Double-Sided Polishing - Optimization of Polishing Conditions Based on Kinematical Analysis -,” Transactions of the Japan Society of Mechanical Engineers, Vol.74, No 746C, pp. 267-272, 2008 (in Japanese).
- [6] K. Abe, “Study for Lapping Technology of 400 mm diameter wafers - 3rd report -,” Proc. of Spring Conf. of the Japan Society for Precision Engineering, p. 566, 1998 (in Japanese).
- [7] L. Xiao, B. -G. Rosen, and N. Amini, “Surface lay effect on rough friction in roller contact,” Wear, 257, pp. 1301-1307, 2004.
This article is published under a Creative Commons Attribution-NoDerivatives 4.0 Internationa License.