Paper:
Language: English:
Dedicated Floorplanning Engine Architecture Based on Genetic Algorithm and Evaluation
Masaya Yoshikawa, and Hidekazu Terai
Department of VLSI System Design, Ritsumeikan University
1-1-1 Nojihigashi, Kusatsu, Shiga 525-8577, Japan
Received: June 24, 2005
Accepted: October 7, 2005
Keywords: Genetic Algorithm, floorplanning, dedicated hardware, evolutionary pipeline, sequence pair
Journal ref: Journal of Advanced Computational Intelligence and Intelligent Informatics, Vol.10, No.1 pp. 112-120, 2006
Abstract
The floorplanning problem, a basic design step in layout design of very large-scale integrated circuit (VLSI), deals with placing rectangular modules at maximum density. Many studies have dealt with conducted this problem using sequence pairs based on genetic algorithms (GAs), but this generally requires much calculation time. We propose an architecture for high-speed floorplanning using a sequence pair based on GA. The proposed architecture, implemented on the field-programmable gate array (FPGA), achieves high-speed processing. Measurement evaluating the proposed architecture demonstrated speeds 37.1 times greater than software processing.
Preview (PDF)
Reference
[Notice]
* "Preview" is the first 2 pages of the article. You don't need the registration.
* To read the PDF file you will then need to download and install the Adobe Reader.
Adobe Reader is free and available for download here:
